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Youngho Ahn, Joo-yul Park and Ki-Seok Chung*Abstract
In this paper, we propose a low-power adaptive low-density parity check (LDPC) decoder that utilizes dynamic
voltage and frequency scaling to reduce power consumption. Most existing adaptive LDPC decoders have focused only
on the decoding performance based on the signal-to-noise ratio (SNR) estimation. However, significant idle power is
consumed when the decoder awaits the next frame after processing a frame. In mobile communication standards such
as China Mobile Multimedia Broadcasting and Digital Video Broadcasting Satellite Second Generation, adaptive coding
and modulation has been adopted. Thus, it is possible to reduce the power consumption efficiently by using the SNR
estimation. In this paper, we apply a customized frequency selection scheme and a variable voltage generation scheme
to an adaptive LDPC decoder to reduce the dynamic power consumption. The proposed schemes result in a reduction
of 44% in the energy consumption of an LDPC decoder implemented using 0.18-μm complementary metal-oxide-
semiconductor technology.
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Today, the need for a reliable high transmission rate is
increasing in order to offer various multimedia services
with 4G mobile communication systems. Since data
transmission in mobile circumstances with a data rate
requirement of more than 100 Mbps is common, the de-
mand for efficient error correction codes has been rap-
idly growing. Turbo codes were regarded as the best
channel coding method before low-density parity check
(LDPC) codes started to draw attention. Because LDPC
codes have a larger minimum distance than Turbo codes
and exhibit very good bit error rate (BER) curves, LDPC
codes are being studied actively in the area of next-
generation data communication [1].
LDPC codes are linear block codes that were originally
devised by Gallager in the 1960s [2]. However, the codes
were impossible to implement in hardware in those days,
so they were largely ignored. About 30 years later,
Mackay and Neal reviewed the LDPC code, and they
rediscovered the excellent properties of the code thanks* Correspondence: kchung@hanyang.ac.kr
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Hanyang University, Seoul 133-791, South Korea
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in any medium, provided the original work is pto the development of communication and integrated
circuit technologies [3]. In 2001, Chung and Richardson
showed that the LDPC code can approach within
0.0045 dB of the Shannon limit [4]. Many iterative LDPC
decoding schemes are based on the Sum-Product algo-
rithm [5] because the algorithm can be fully parallelized,
resulting in high-speed decoding [6]. LDPC codes have
been adopted by mobile communication standards such
as China Mobile Multimedia Broadcasting (CMMB) [7]
and Digital Video Broadcasting Satellite Second Gener-
ation (DVB-S2) [8].
There are several studies for low-power LDPC decod-
ing, and they are based on the fact that the dynamic
power consumption of a module is proportional to the
amount of switching activity. In [9,10], adjusting either
the maximum number of iterations or the quantization
level according to the estimated SNR value is proposed
in order to reduce the decoding power consumption. In
[11], it was shown that dynamic voltage and frequency
scaling (DVFS) could be effective in reducing the power
consumption while maintaining the BER performance of
an LDPC decoder. The number of parity-check errors
after a predetermined number of iterations is used toopen access article distributed under the terms of the Creative Commons
g/licenses/by/2.0), which permits unrestricted use, distribution, and reproduction
roperly cited.
Table 1 LDPC decoding based on log likelihood ratio
(LLR) belief propagation (BP) algorithm
Definition LDPC decoding
Hmn the value at row m and col n of H-matrix
N(m) the set of bit nodes including the check node m
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coder termination and is used to determine the voltage
and the clock frequency for the remaining iterations.
Unlike the previous works, the estimated SNR value in
this paper is considered to determine the supply voltage
and the operating frequency of an LDPC decoder. The
SNR estimator using a pilot signal has been employed in
adaptive coding and modulation (ACM) [8] for DVB-S2.
Thus, the proposed DVFS scheme can be applied to
such standards with negligible overhead.
In this paper, binary LDPC codes for CMMB over an
additive white Gaussian noise (AWGN) channel with
BPSK modulation are considered. We determine the
correlation between the throughput and the power con-
sumption of an LDPC decoder with respect to the chan-
nel SNR. In DVFS schemes, the supply voltage control is
crucial since the achievable maximum clock speed of the
circuits is dependent on the supply voltage level. For ex-
ample, if the maximum clock speed generated by the
supply voltage is lower than the required operating clock
frequency, a timing violation may occur. To apply the
proposed DVFS scheme to an LDPC decoder, we de-
signed a DVFS controller composed of a frequency se-
lector and a supply voltage generator. A look-up table is
used for the frequency selector, and the supply voltage
generator is based on the variable supply voltage scheme
suggested in [12]. Various performance evaluations were
conducted to make sure that slowing the performanceFigure 1 Tanner graph of (7,4) Hamming code.through DVFS would not violate the throughput re-
quirement of the CMMB standard. With the addition of
the controller, the size is increased by 2.2%, while the
power consumption is reduced by up to 44% for CMMB
codes. Our contributions for low-power LDPC decoding
are summarized as follows. First, we show that we can
increase the power efficiency of the LDPC decoding
with negligible area overhead since almost all of the
ACM schemes employ a hardware module for the
SNR estimation. Second, we show the power savings
when a DVFS scheme is used for standard code such
as CMMB. Third, the proposed DVFS scheme can be
applied to any standard because the proposed DVFS
controller is independent of specific ACM structures.
Finally, the proposed LDPC decoder is the design of
an ASIC decoder including a DVFS controller, and
we used commercial tools to evaluate the quality of
the proposed LDPC decoder.
This paper consists of five sections. In the following
section, we address the theoretical background regarding
LDPC decoding, including the main characteristics of anM(n) the set of check nodes including the bit node n
Algorithm
Initialization set Fn = LLR for bit nodes (n = 1,2,…,N)
set Zmn = Fn if Hmn is 1 for each (m,n)
while (i ≤ imax)
Check node for each check node
Processing where each (m,n) if Hmn is 1
Tmn ¼ ∏





Lmn ¼ ln 1−Tmn1þTmn
end for
Bit node for each bit node
Processing where each (m,n) if Hmn is 1
Zmn ¼ Fn þ ∑
m′∈M nð Þn mf g
Lm′n




Tentative for each n (n = 1,2,…,N)
Decision C^ ¼ C^ 1 ⋯ C^ N
 
; C^ n ¼ 0; Zn ≥ 01; Zn < 0

end for






Figure 2 Adaptive coding and modulation architecture.
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of the ACM decoding flow. In Section 3, we find the op-
erating clock frequency that satisfies the throughput re-
quirement of CMMB and generate the supply voltage
for the required operating clock frequency. The imple-
mentation and experimental results are presented in
Section 4, and Section 5 concludes this paper.
2 Background
2.1 LDPC decoding algorithm
The LDPC codes are very long and are often ran-
domly generated, but the decoding is simpler than
other codes with comparable error correction capabil-
ities. LDPC is a linear block code, and the decoding
is carried out using a parity-check matrix called the
H-matrix. When an H-matrix contains a fixed num-
ber of 1 s in each row and each column, respectively,
the LDPC code is called regular. The row and the
column of an H-matrix represent the parity-check
codes and symbols, respectively. A Tanner graph is
often used to represent the equivalent information
[13]. A Tanner graph is a bipartite graph where the
partites represent the check nodes and bit nodes, re-
spectively. The check nodes correspond to the rows
of the H-matrix, and the bit nodes correspond to theFigure 3 Proposed low-power LDPC decoding flow.columns of the H-matrix. For instance, when the
H-matrix for (7,4) Hamming codes is given as shown















Most practical LDPC decoders are based on a concept
of message passing that is called belief propagation (BP).
BP is carried out by passing messages that contain the
amount of belief to be 0 or 1 between adjacent check
nodes and bit nodes. Based on the delivered messages,
each node attempts to decode its own value. If the
decoded value turns out to contain an error, the decod-
ing process is repeated some pre-defined number of
times. LDPC decoding consists of initialization, check
node processing, bit node processing, and tentative deci-
sion and parity check operations, and the entire algo-
rithm is described in Table 1. After initialization, the rest
of the four steps operate iteratively. When the parity
check equation (H CT = 0) is satisfied, the decoding
process is terminated with success. Otherwise, the de-
coding process is iterated until the predetermined max-
imum iteration count is reached.
Figure 4 Adaptive low-power LDPC decoding flow [16].
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In the ACM architecture, the data from a base station is
transmitted after the channel coding, interleaving, and
modulation are processed. The receiver first estimates
the channel state from the received signal and then
sends the estimation result back to the sender. The
channel state estimation is typically performed based on
the SNR value. The sender determines the modulation
and coding scheme (MCS) [8] based on this information
and adaptively applies channel coding, interleaving, and
modulation methods according to the channel state for
the upcoming transmission. ACM techniques typically
result in better transmission rates with smaller error
rates than typical coding and modulation techniques,
since the proper MCS level is determined based on the
estimated channel state. In ACM, accurate channel state
estimators are important [14]. Currently, standards for
mobile multimedia services such as CMMB, DVB-S2,Figure 5 Mean square error of SNV with respect to the true SNR.and DVB-T2 employ ACM techniques. Figure 2 shows
an ACM structure when the SNR estimation is used to
determine the proper MCS level. In this paper, we use
the SNR estimation to make decisions regarding the
supply voltage level and the operation frequency to
satisfy the throughput requirement of CMMB, and we
propose an adaptive structure for a dynamic operating
frequency and supply voltage scaling.
2.3 Dynamic voltage and frequency scaling
The power consumption in a complementary metal-oxide-
semiconductor (CMOS) circuit is computed by (2) [15].
Ptotal ¼ Pswitching þ PSC þ Pleakage
¼ αCLΔVV ddf clk þ ISCV dd þ I leakageV dd; ð2Þ
where Pswitching is the dynamic power consumption due to
switching activities, PSC is the dynamic power consumption
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static power consumption due to the leakage current. The
value of Pswitching is proportional to the operation fre-
quency and the square of the supply voltage, since the volt-
age change ΔV is approximately equal to the supply
voltage, Vdd. In the equation for Pswitching, α and CL are
constant, and they represent the node transition factor and
the loading capacitance, respectively. Hence, DVFS is very
effective in reducing Pswitching. DVFS has been commonly
used to reduce the dynamic power consumption of both
high-performance desktop CPUs and mobile embedded
CPUs. In this paper, we apply DVFS to reduce the power
consumption of LDPC decoders by adding a DVFS con-
troller to dynamically determine the proper level of the
supply voltage and the corresponding operating frequency.Table 2 Number of iterations versus SNR value
(CMMB r = 1/2, max iteration: 50, frame: 1,000,000)
SNR Iteration #
Min Max Avg
−1 50 50 50
−0.5 50 50 50
0 50 50 50
0.5 50 50 50
1 42 50 49.88
1.5 10 50 21.51
2 6 19 10.94
2.5 4 11 7.75
3 4 9 6.03
3.5 4 7 4.91
4 3 6 4.1
4.5 2 5 3.45
5 2 4 3.02
5.5 2 4 2.6
6 2 4 2.16
6.5 1 3 2.02
7 1 3 1.86
7.5 1 3 1.48
8 1 2 1.16
8.5 1 2 1.04
9 1 2 1.01
9.5 1 2 1
10 1 2 1
10.5 1 2 1
11 1 1 1
11.5 1 1 1
12 1 1 1
12.5 1 1 13 Proposed low-power LDPC decoder
In this section, we explain a low-power LDPC decoder
with the ACM LDPC decoding flow shown in Figure 3.
This new LDPC decoder is based on the adaptive LDPC
decoder previously proposed in [16], to which we added
a DVFS controller to provide dynamically adjustable op-
erating frequencies and the corresponding supply volt-
ages. To find the optimal operating point for CMMB
codes, we carried out various analyses regarding the cor-
relation between the operating frequency and the supply
voltage with respect to a certain SNR value. The DVFS
controller determines the operation frequency (fext) with
a given SNR value and properly generates a supply volt-
age (VDDL) so that the adaptive LDPC decoder operates
without any timing violation. To explain the LDPC de-
coder in detail, the next three sub-sections describe the
following: the basic LDPC coder used in this paper, the
frequency selection scheme, and the variable supply volt-
age generator.Table 3 Minimum operating frequency to iteration
number satisfying CMMB throughput (CMMB r = 1/2)
























Entries that are written in bold face type indicate the minimum clock speed
that satisfies the throughput requirement for CMMB with the corresponding
iteration count.
Figure 6 Minimum operating frequency vs. SNR.
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The proposed LDPC decoder is based on the adaptive LDPC
decoder proposed in [16]. A typical LDPC decoding flow
created when an LDPC decoder is used in the ACM archi-
tecture is shown in Figure 4. The sender inserts a frame
called the start of frame (SOF) into the encoded signal, and
the receiver estimates the SNR. The estimated SNR informa-
tion is provided to the LDPC decoder to determine whether
or not the parity check and the tentative decision will be
conducted. An accurate estimation of the SNR is crucial for
the proposed adaptive parity check scheme to be effective.
To estimate the SNR, we used the signal-to-noise variance
(SNV) algorithm as described in (3), which is a special case
of the maximum likelihood (ML) estimator [17]. It is well
known that the SNV algorithm gives a reliable estimation of
the SNR for short SOFs. In the SNV algorithm, the SNR es-
timation is carried out by computing the correlation amongFigure 7 Variable supply voltage generator [12].a predetermined test-symbol vector c and the corresponding
vector of received symbols r when N test symbols are trans-
ferred. To evaluate the accuracy of SNV, we conducted ex-
periments with an SOF of 26 symbols as used in DVB-S2.
Figure 5 shows the mean square error (MSE) of the esti-
mated SNR value using SNV, where the MSE is computed
by (4). The value of the MSE is less than 2 when the real
SNR is greater than 1 dB. Since SNR estimation is necessary
for all ACM schemes, power reduction techniques utilizing
an SNR estimation do not require any additional hardware
resources. Therefore, the power reduction based on the SNR
estimation is an efficient way to reduce power consumption






















Figure 8 Partially parallel LDPC decoder architecture.
Table 4 Synthesis results
Technology Charted 0.18-μm CMOS
LDPC total (in NAND2) 316 K
Check node (in NAND2) 154 K
Bit node (in NAND2) 13 K
AGU (in NAND2, with memory) 82 K
SNR estimator (in NAND2) 31 K
Parity check (in NAND2) 1 K
Tentative (in NAND2) 1 K
Critical Path Replicas (in NAND2) 7 K
Operating freq. (MHz) 45 to 185
Voltage (V) 0.9 to 1.8
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and rm, cm, and N represent the mth received symbol, the
mth test symbol, and the length of the SOF, respectively.
MSE ρ^ð Þ ¼ E ρ^−ρð Þ2 ; ð4Þ
where ρ^ is an estimate of the SNR, and ρ is the true SNR.
We analyzed the performance of the proposed LDPC
decoder for CMMB at various SNR values. Table 2 sum-
marizes the results after we carried out a simulation of
1,000,000 frames of data for a 1/2 rate LDPC code with
a block length of 9,216 and a dimension of 4,608
(CMMB code rate = 1/2 code) [7]. For each SNR value,
we assessed the average number of iterations and the
minimum number of iterations with the maximum iter-
ation count set to 50. According to Table 2, a smaller it-
eration count is sufficient for a higher SNR, while a
larger iteration count is needed for a lower SNR. Hence,
the tentative decision and the parity check equation
need not be computed until we obtain a reasonable SNR
value after a certain number of iterations. For instance,
when the SNR is 2.5 dB, the minimum iteration count
is 4. Therefore, until the LDPC decoding has repeated four
times, the parity check and tentative operations can be
skipped. As a result, both the decoding time and the power
consumption are improved. In this paper, we further im-
prove the power efficiency of the previous LDPC decoder by
applying DVFS. The former research focused on the power
efficiency when the SNR was low, while our approach can
reduce the power consumption even when the SNR values
are high. Because there is more possibility for slowing the
computation with a high SNR value without violating thethroughput requirement, we can reduce power consump-
tion by using a low clock speed and a low supply voltage.
3.2 Frequency scaling scheme based on SNR estimation
The system net load data rate for the 1/2-rate LDPC code
specified in the CMMB standard is 10.852 Mbps [7]. The
proposed LDPC decoder operates at 185 MHz when the
supply voltage is 1.8 V. When the maximum iteration count
is set to 20, the throughput is 14.32 Mbps. Since the real
performance of LDPC decoders depends on the channel
condition, we carried out a simulation on 1,000,000 frames
to evaluate the LDPC decoder performance with respect to
the maximum number of iterations. The results are summa-
rized in Table 3. The LDPC decoding is composed of the
initialization and the repeated iterations. The amount of
computation in each iteration step is constant; therefore, the
same numbers of clock cycles are needed. We estimated the
Figure 9 Effect of supply voltage and operating frequency on power consumption (SNR = 2.5 dB).
Table 5 Operating frequency and supply voltage scheme
based on SNR estimation (CMMB r = 1/2)
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ing clock speed and the maximum iteration count by the
SNRs. When the clock speed is 185 MHz, the throughput is
11.10 Mbps, which satisfies the requirement (10.852 Mbps)
for CMMB. In Table 3, the entries that are written in bold
face type indicate the minimum clock speed that satisfies
the throughput requirement for CMMB with the corre-
sponding iteration count. For the cases of iteration counts of
24, 25, and 26, the minimum clock speed that satisfies the
requirement for CMMB is 185 MHz.
The frequency scaling scheme of this paper selects the
minimum clock speed that satisfies the requirement of the
CMMB standard based on the estimated SNR. The mini-
mum clock speed required at each maximum iteration
count is listed in Table 3, and the minimum clock speed for
the SNR estimation is shown in Figure 6. When the SNR of
a channel is less than 1.5 dB, the LDPC decoder proposed
in this paper does not satisfy the throughput requirement
of CMMB. Therefore, for the SNR values of a channel
greater than or equal to 2 dB, the minimum clock speeds
are indicated. In the existing adaptive LDPC decoders, the
clock frequency is fixed at 185 MHz regardless of the SNR
estimation. On the other hand, in the proposed design, the
clock frequency of 85 MHz satisfies the throughput re-
quirement for CMMB when the SNR is 2.5 dB.
3.3 Variable supply voltage generator
To implement the aforementioned frequency selection
scheme that sets the operation clock speed for LDPC
codes, the voltage supply level should be set accordingly to
avoid timing violations in decoder operation. It is import-
ant to reduce the voltage level in such a way that the volt-
age is low enough to reduce power consumption but high
enough to provide the required clock speed. To adjust the
voltage level dynamically but stably, a variable supply volt-
age block was implemented as shown in Figure 7. This
variable supply voltage block generates the output voltage
(VDDL) that guarantees that the target circuit can operate
without any timing violations when the target circuit hasthe ‘Critical Path Replica’ as the critical path with respect
to the external clock (fext). When the frequency determined
by the frequency scaling scheme is provided to the voltage
supply block, the proper supply voltage is generated so that
the LDPC decoder should operate without any timing vio-
lations. Kuroda et al. originally proposed the voltage supply
block, and the detailed discussion is found in [12].
4 Experimental results
To evaluate the performance of the proposed adaptive
LDPC decoder using DVFS, an LDPC decoder for (3,6)
regular LDPC codes with lengths of 9,216 with a DVFS
controller was implemented. The implementation has a
partially parallel structure with 16 sets of processing units
to satisfy the throughput requirement of CMMB, as shown
in Figure 8. To reduce the amount of memory usage, an
address generation unit was used. A detailed discussion of
this unit can be found in [18]. A table look-up was used to
adjust the coefficients of a modified Min-Sum algorithm
and to determine whether or not the parity check process-
ing and the tentative processing would be carried out. The
critical path of the proposed adaptive LDPC decoder is
found at the minimum value finder inside the check node
Figure 10 Energy consumption of LDPC decoder architecture.
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as the ‘Replica Critical Path’ inside the variable supply volt-
age block. The proposed adaptive LDPC decoder with the
DVFS controller was synthesized using Synopsys' Design
Compiler with Chartered Semiconductor's 0.18-μm CMOS
cell library. The total size of the synthesized circuit, includ-
ing the SNR estimator, was 316 K in NAND2, and other
information regarding the synthesized circuit is summa-
rized in Table 4.
Before we measured the set of available clock speeds
and supply voltage levels, we calculated how much
power consumption could be saved based on (2) with
respect to various voltage supply levels and the corre-
sponding clock frequencies. By decreasing both the clock
speed and the supply voltage as shown in Figure 9, the
power consumption can be reduced. The feasible mini-
mum clock speed for each SNR value is estimated by
throughput analyses, and the supply voltage generator in
the DVFS controller automatically generates the corre-
sponding supply voltage. However, the LDPC decoding
time increases as we reduce the clock speed. Hence, theFigure 11 Energy saving ratio between the adaptive and the proposeactual energy dissipation to decode a code block mainly
depends on the voltage scaling. This means that both
voltage scaling and a frequency change are needed to re-
duce the energy consumption.
The set of feasible clock speeds and supply voltage
levels for the proposed DVFS controller was obtained by
running a Synopsys HSPICE simulation, and the results
are listed in Table 5. The clock speed was determined
through SNR estimation, and the supply voltage that
would not incur any timing violations was measured at a
50-mV interval. The lowest level of the supply voltage
was measured in such a way that the propagation delay
of the ‘Critical Path Replica’ is less than the clock cycle
time with a 20% timing margin. For instance, when the
estimated SNR is 2.5 dB, the proposed LDPC decoder
operates with a clock frequency of 85 MHz and a voltage
supply level of 1.1 V. According to [11], the power dissi-
pated by the DVFS controller is less than 10 mW. There-
fore, the maximum power dissipation of the controller
during the decoding of a single block is 3.45 μJ when the
decoder operates in the SNR range between 1.5 and 6 dB.d schemes.
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proposed LDPC in decoding one block is 235.43 mJ.
Hence, we conclude that the power dissipation overhead
due to the DVFS controller is negligibly small.
For a given code block, the amount of power dissipa-
tion was measured with respect to various SNR values,
and the results are shown in Figure 10. Figure 10 shows
the results when we compared the power dissipation of
the proposed design when DVFS was applied and the
power dissipation of the work proposed in [16], where
only early termination and computation (parity check
and tentative operations) skips for low SNR values were
applied. Synopsys' Power Compiler was used to measure
the power consumption. Since the amount of power dis-
sipation by the DVFS controller in decoding a code
block was 3.45 μJ, the power consumption overhead due
to the DVFS controller was negligible. When the SNR is
greater than 1.5 dB, the amounts of power savings are
shown in Figure 11. The amount of power savings con-
sistently increases by up to 44% until 2.5 dB; however, it
decreases slightly or maintains similar power reduction ra-
tios when the SNR exceeds 2.5 dB. This is mainly due to
the fact that there are small changes in the voltage scaling
from 1.1 to 0.9 V. As we mentioned earlier, the energy
consumption of LDPC decoding using DVFS strongly de-
pends on the voltage scaling, because the execution time
increases as the clock speed decreases. As a result, we can
reduce the energy consumed in decoding a single code
block by up to 44% using the proposed scheme.
5 Conclusion and future work
In this paper, we proposed a low power LDPC decoder
for China Mobile Multimedia Broadcasting (CMMB)
that utilizes DVFS. The proposed decoder consists of an
adaptive LDPC decoder and a DVFS controller. The de-
sign has a partially parallel structure with 16 sets of pro-
cessing units to satisfy the throughput requirement of
CMMB and operates adaptively according to the SNR
estimation. Based on the observation that the maximum
decoding iteration counts differ according to the SNR
values, we obtained the set of operating frequencies and
supply voltage levels for which the proposed decoder
would operate to satisfy the throughput requirement of
the CMMB standard. A DVFS controller was added to
the design to adjust the clock frequency and the supply
voltage level, but the area and overhead in terms of the
power consumption due to the controller turned out to
be negligibly small, 2.3 and 0.002%, respectively. For
SNR values greater than 2 dB, the power consumption
was reduced by up to 44%, and we showed that the
LDPC decoder for CMMB using DVFS becomes even
more power-efficient as the SNR value increases from
1.5 to 4 dB. Our future works include methods for more
accurate SNR estimation for finer-grained DVFS control.Competing interests
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